back

Open CPU / SoC design, all the way up to Debian

If you suspend your transcription on amara.org, please add a timestamp below to indicate how far you progressed! This will help others to resume your work!

Please do not press “publish” on amara.org to save your progress, use “save draft” instead. Only press “publish” when you're done with quality control.

Video duration
00:40:00
Language
English
Abstract
This lecture will cover many aspect of designing a RISC-V CPU, out-of-order execution, multi-core, memory coherency, security and running linux and debian on a FPGA.

This will be based on the recently developped NaxRiscv core, a free and opensource RISC-V softcore. I will cover many interresting aspect of the project/flow to provide a overview of many technical aspect in such project :
- Hardware description languages
- CPU design
- Information leak (spectre)
- Memory coherency
- Linux / Debian requirements
- Debugging / Simulation

Talk ID
11777
Event:
37c3
Day
1
Room
Saal Zuse
Start
noon
Duration
00:40:00
Track
Hardware & Making
Type of
lecture
Speaker
Dolu1990
Other Artists
Talk Slug & media link
37c3-11777-open_cpu_soc_design_all_the_way_up_to_debian
English
0.0% Checking done0.0%
0.0% Syncing done0.0%
0.0% Transcribing done0.0%
100.0% Nothing done yet100.0%
  

Work on this video on Amara!

English: Transcribed until

Last revision: 9 months ago